FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7





FIG. 8



EXECUTE THE SRAM TEST 1 (W/R/C TEST) UNDER THE FOLLOWING CONDITIONS.

>sdram, t1, paXXXXXXXX, pbXXXXXXXX, pc4, pe1, pg1, ph1, pi1

SDRAM test start

>sram, t1, paXXXXXXX, pbXXXXXXXX, pc4, pe1, pg1, ph1, pi1

SRAM test start

pa: ACCESS START ADDRESS

pb: ACCESS END ADDRESS

pc: ACCESS TYPE (1: 8 BITS/2: 16 BITS/3: 32 BITS/4: ALL)

pe: TEST DATA (1: INCREMENT DATA/2: FIXED DATA)

pg: EXECUTION TIME, ONCE

ph: THERE IS/ISN'T DISPLAY DURING EXECUTION (1: NO DIAPLAY/2: DISPLAY)

OPERATION IN THE EVENT OF ERROR GENERATION (1: STOP/2: CONTINUE) <u>::</u>

EXECUTE THE SDRAM TEST 1 (W/R/C TEST) UNDER THE FOLLOWING CONDITIONS.

pa: ACCESS START ADDRESS

pb: ACCESS END ADDRESS

pc: ACCESS TYPE (1: 8 BITS/2: 16 BITS/3: 32 BITS/4: ALL)

pe: TEST DATA (1: INCREMENT DATA/2: FIXED DATA)

pg: EXECUTION TIME, ONCE


ph: THERE IS/ISN'T DISPLAY DURING EXECUTION (1: NO DIAPLAY/2: DISPLAY)

OPERATION IN THE EVENT OF ERROR GENERATION (1: STOP/2: CONTINUE) .<u>e</u>

UPON RECEIPT OF THE "END" COMMAND DURING THE EXECUTION OF THE TEST, THE CURRENT EXECUTING TEST IS CANCELLED AND FINISHED

FIG. 9

10/12



-1G. 10



